Technical parameters
Technical specifications
| Parameter | Value |
|---|---|
| Logic function | Single 2-input positive NAND [2] |
| Logic family | AUP [2] |
| Channels | 1 [2] |
| Inputs per channel | 2 [2] |
| Supply voltage | 0.8 V to 3.6 V [2] |
| Input tolerance | 3.6 V tolerant [2] |
| Input type | Standard CMOS [2] |
| Output type | Push-pull [2] |
| Maximum low-level output current | 4 mA [2] |
| Maximum high-level output current | −4 mA [2] |
| Maximum propagation delay | 4.8 ns at 3.3 V [2] |
| Maximum static supply current | 0.9 µA [2] |
| Typical power-dissipation capacitance | 4 pF at 3.3 V [2] |
| Typical input capacitance | 1.5 pF [2] |
| Typical input hysteresis | 250 mV at 3.3 V [2] |
| Operating temperature | −40 °C to +85 °C [2] |
| Package | SC70 (DCK), 5 pins [1] |
| Carrier | Small tape and reel [1] |
| Standard reel quantity | 250 [1] |
| Part marking | HAR [1] |
| Moisture sensitivity | MSL 1, 260 °C unlimited [1] |
| Power-off behavior | Ioff partial-power-down support [2] |